Files
xmrig-hac/src/backend/cpu
SChernykh 2ed2629653 Optimized dataset read for Ryzen CPUs
Removed register dependency in dataset read, +0.8% speedup on average.
2019-12-08 16:14:02 +01:00
..
2019-12-08 10:20:23 +07:00
2019-10-09 12:58:11 +07:00
2019-09-23 03:47:40 +07:00
2019-09-23 03:47:40 +07:00
2019-10-11 23:21:02 +07:00
2019-12-03 09:04:20 +07:00
2019-12-03 09:04:20 +07:00
2019-08-17 05:22:09 +07:00
2019-10-09 12:58:11 +07:00
2019-12-03 09:04:20 +07:00